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E-mail address: s.demirezen@gazi.edu.tr (S. DemirIn order to explain the experimental effect of interface states (Nss) and series resistance (Rs) of device on
the non-ideal electrical characteristics, current–voltage (I–V), capacitance–voltage (C–V) and conduc-
tance–voltage (G/x–V) characteristics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructures were investi-
gated at room temperature. Admittance measurements (C–V and G/x–V) were carried out in frequency
and bias voltage ranges of 2 kHz–2 MHz and (5 V)–(+5 V), respectively. The voltage dependent Rs proﬁle
was determined from the I–V data. The increasing capacitance behavior with the decreasing frequency at
low frequencies is a proof of the presence of interface states at metal/semiconductor (M/S) interface. At
various bias voltages, the ac electrical conductivity (rac) is independent from frequencies up to 100 kHz,
and above this frequency value it increases with the increasing frequency for each bias voltage. In addi-
tion, the high-frequency capacitance (Cm) and conductance (Gm/x) values measured under forward and
reverse bias were corrected to minimize the effects of series resistance. The results indicate that the inter-
facial polarization can more easily occur at low frequencies. The distribution of Nss and Rs is conﬁrmed to
have signiﬁcant effect on non-ideal I–V, C–V and G/x–V characteristics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN
heterostructures.
 2011 Elsevier Ltd. All rights reserved.1. Introduction
More than three decades; AlGaN/AlN/GaN high electron mobil-
ity transistors (HEMT) have attracted much attention due to their
promising applications in microwave and optoelectronic devices
[1–8]. They have been intensively studied as candidates for high-
power devices, as well as for high-speed and high-temperature
operations [1–8]. Controlling interface states (Nss) and series resis-
tance (Rs) is an important issue in these structures for high power,
high speed and high temperature applications [4]. In order to im-
prove the performance of these devices the effect of surface passiv-
ation, dielectric layer (Al2O3, Si3N4) insertion, surface treatments
with chemical or plasma have been investigated [4–8]. Neverthe-
less satisfactory understanding in all details such as the frequency
dependence of Nss and Rs as function of applied bias voltage has
still not been achieved. This fact causes a high level of in-plane
stress and threading dislocation density (DD) generation, as grown
by metal–organic chemical vapor deposition (MOCVD) in the GaN
epitaxial layer [6–8]. Surface preparation, interruption of thell rights reserved.
: +90 312 2122279.
ezen).periodic lattice structure at the surface, formation of an insulator
layer and barrier at metal/semiconductor (M/S) interface and
impurity concentration of semiconductor leads to the formation
many Nss and DD at M/S interface [9–15]. Moreover, interface prep-
aration process, barrier height, high quality ohmic and Schottky
contacts affect the performance of electronic devices [9,10,16–
19]. Therefore, these possible sources of error must be taken into
account to obtain accurate and reliable results.
Recently, the frequency dependence of the electrical character-
istics of these devices has become an object of rather intense inter-
est in the literature [11–25]. However, from experimental and
theoretical point-of-view, the satisfactory description of the effect
of these parameters on the C–V and G/x–V characteristics still re-
mains as an important problem. Therefore, the frequency depen-
dent reverse and forward bias C–V and G/x–V measurements in
the wide frequency range can give us important information about
the energy distribution of the interface states and the main electri-
cal parameters of these structures.
In the ideal case, the capacitance of these structures is usually
frequency independent. However, the situation is different espe-
cially in the weak inversion and depletion regions for low frequen-
cies due to the existence of Nss and their relaxation time, formation
Fig. 1. Schematic diagram of the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructures
and a view of ohmic and Schottky contacts on the structures.
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Fig. 2. Forward and reverse bias current–voltage (I–V) characteristics of the Ni/Au)/
Al0.22Ga0.78N/AlN/GaN heterostructure in semi-logarithmic scale at room
temperature.
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face trapped charges in general called as the interface states exist
within the forbidden band gap. These traps can be divided in four
categories: (1) interface trap charges (Qit), (2) ﬁxed oxide charges
(Qf), (3) oxide trapped charges (Qot) and (4) mobile ionic charges
(Qm) such as sodium ions, which are mobile within the oxide under
bias-temperature aging conditions. These interface charges can
easily follow an ac signal and yield an excess capacitance and
conductance to their real values at low frequencies. On the con-
trary, the charges at interface states can’t follow an ac signal and
can’t produce an excess capacitance and conductance at high
frequencies where the carrier life time of the charges (s) is much
larger than 1/f. Therefore, the frequency dependent C–V and G/
x–V measurements are very signiﬁcant to obtain accurate and
reliable results about these fabricated structures. The interface
states usually cause a bias shift and frequency dispersion in the
capacitance–voltage (C–V) and conductance-voltage (G/x–V)
curves [12,14,16] and they are effective especially in the depletion
and inversion regions.
In addition, the series resistance is also an important parameter,
which causes deviations in the electrical characteristics at only
depletion region of these structures [9,15,20,21]. The Rs of device
can cause a serious error in the I–V, C–V and G/x–V characteristics.
In general, the origins of Rs can arise from ﬁve different sources:
contact made by the probe wire to the gate; the ohmic and rectiﬁer
contacts; the resistance of the quasi-neutral bulk semiconductor
between ohmic contact to semiconductor and the depletion layer
edge at the semiconductor surface; the oxide charges or organic
impurities in the interfacial layer and inhomogeneity of the density
distribution of doping material in semiconductor [2]. To avoid
these errors and the sensitivity limitation, Rs can be minimized
by sample fabrication processes, making measurements at low fre-
quencies so that the effect of Rs is negligible, the measurements
carried out in dark and in sheeted box or cryostat and to make de-
sired correction in the experimental measurements.
In order to extract the energy density distribution proﬁle of
interface states for these devices, several method have been sug-
gested in the literature such as the high–low frequency capaci-
tance (CHF–CLF) [20,22], quasi-static capacitance [21], surface
admittance [15], forward bias current–voltage [18] and conduc-
tance techniques. Among them the more important ones are
high-low frequency capacitance and conductance techniques [23].
The conductance method, as developed by Nicollian and Goetz-
berger [16,17], is based on the conductance losses resulting from
the exchange of majority carriers between the interface states
and the majority carrier band of the semiconductor when a small
ac signal is applied to the these structures. The applied ac signal
causes the Fermi level to oscillate about the mean positions gov-
erned by the dc bias, when the structure is in depletion. Therefore,
the conductance technique gives an accurate simultaneous deter-
mination for interface states density, their relaxation time (s)
and capture cross section as a function of energy (r) [16,17,21].
According to this method, the interface states at the Fermi level
change their occupancy by capture and emission process, and a
conductance loss occurs, since the response of states lags behind
the phase of the signal. The density of states is found from the con-
ductance loss resulting from the interface states by measuring the
ac conductance as a function of bias voltage in depletion at various
frequencies.
In this study, we experimentally investigated the frequency
dependence of forward and reverse bias C–V and G/x–V character-
istics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure in the wide
frequency range of 2 kHz 2 MHz by considering both the
interface states (Nss) and series resistance (Rs) effects. Also the for-
ward and reverse bias I–V characteristics of these structures were
measured at room temperature. The interface states density valuesat M/S interface were obtained from admittance spectroscopy
method.
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Fig. 3. The variation of RS as a function of bias voltage for (Ni/Au)/Al0.22Ga0.78N/AlN/
GaN heterostructure at room temperature.
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The samples investigated in the present study were grown on C-
face (0 0 0 1) sapphire (Al2O3) substrate by a low-pressure MOCVD
reactor. Hydrogen was used as the carrier gas and Trimethylgalli-
um (TMGa), trimethylaluminum (TMAl), ammonia (NH3) were
used as Ga, Al and N precursors, respectively. Prior to the epitaxial
growth, the substrate was cleaned in H2 ambient at 1100 C. As
shown in Fig. 1 , 15 nm low-temperature (LT) AlN nucleation layer
was grown at 840 C with a 50 mbar reactor pressure. After the
deposition of the LT-AlN nucleation layer, the wafers were heated
to a high temperature (HT) for annealing. For the samples, approx-
imately a 0.60 lm HT–AlN buffer layer was deposited on the an-
nealed nucleation layers at 1127 C with a 400 nm/hr growth1.E-011.E-02
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Fig. 4. The ln(I) vs. ln(V) characteristics of the (Ni/Au)/Al0.22rate. After the deposition of buffer layers, approximately 1.9 lm
HT–GaN layer was grown at 1040 C. Finally, 1.5 nm thick AlN
interlayer, a 27 nm thick Al0.22Ga0.78N barrier layer, and 3 nm
GaN cap layer were grown at 1080 C. All layers are nominally
undoped.
For the contacts, since the sapphire substrate is insulating, the
ohmic and Schottky contacts were made on the top surface. The
ohmic contacts were prepared by the evaporation deposition of
Ti/Al/Ni/Au (200 Å/2000 Å/300 Å/700 Å). After the metallization
step, the contacts were annealed at 850 C for 30s in N2 ambient
in order to form the ohmic contact. The Schottky contacts were
prepared by the evaporation deposition of Ni/Au (300 Å/500 Å).
Both ohmic and Schottky contacts were made on the top surface
as 1.5 mm-diameter circular dots.
The current–voltage (I–V) characteristics were performed by
the use of a Keithley 220 programmable constant current source,
a Keithley 614 electrometer. The capacitance–voltage (C–V) and
conductance-voltage (G/x–V) characteristics were measured in
the 2 kHz–2 MHz frequency range, using a HP 4192 A LF imped-
ance analyzer (5 Hz–13 MHz) and test signal of 40 mVrms. All of
the measurements were carried out with a temperature controlled
Janes vpf-75 cryostat.3. Results and discussion
3.1. The voltage dependent forward bias I–V characteristics
Fig. 2 shows the semi-logarithmic forward and reverses bias I–V
characteristics of the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostruc-
ture at room temperature. The current voltage characteristics of
the metal–semiconductor contacts (diodes) with a series resistance
(Rs) can be analyzed by the following relation [9]
I ¼ Io exp qðV  IRsÞnkT
 
1 exp qV  IRs
kT
  
ð1Þ
where n is the ideality factor can be obtained from the slope of the
straight line region of the ln(I)–V plot, k is the Boltzmann constant,
Rs is the series resistance of the structure, V is the applied bias volt-
age, T is the sample temperature in Kelvin. Here, Io is the reverse1.E+011.E+00
 (V)
egion II Region III
Ga0.78N/AlN/GaN heterostructure at room temperature.
Fig. 5. The frequency dependent curves of the C–V characteristics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure at room temperature.
Fig. 6. The frequency dependent of G/x–V characteristics for (Ni/Au)/Al0.22Ga0.78N/
AlN/GaN heterostructure at room temperature.
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ward bias current intercept at zero bias and is given by
IO ¼ AAT2 exp  qUBokT
 
ð2Þ
Thus, the ideality factor (n) and zero bias barrier height (UBo) of
structure were determined from Eqs. (1) and (2) as 2.36 and
0.74 eV, respectively. The high value of n was attributed to the high
density of interface states localized at MS interface and the effect of
barrier inhomogeneities [9,19]. As shown in Fig. 2, the presence of
high RS causes the downward concave curvature in the forward bias
I–V plot at high bias voltages. The voltage dependent RS proﬁle of
(Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure at room tempera-
ture was obtained from the I–V data by using Ohm’s law (Ri = Vi/Ii)
and is given in Fig. 3. The RS and shunt resistance (Rsh) values of
structure were calculated from the R–V plot as 0.578 kX and
166.13 kX, respectively. It is clear that the structure has low series
resistance and high shunt resistance which actually is necessary for
ideal devices. As shown in Fig. 3, the value of RS gives a peak which
can be explained by the effect of tunneling in the current conduc-
tion mechanism.
In order to detect the dominant current conduction mecha-
nism, I–V characteristics of the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN
heterostructure was drawn also in logarithmic scale in Fig. 4.
As can be seen in the ﬁgure, the forward bias current plot re-
veals three distinct regions: a linear region below ‘‘0.22 V’’, an
excess current or ‘‘hump’’ at about ‘‘0.22 V’’–‘‘0.82 V’’, and a devi-
ation from the ln(I) vs. V relationship above ‘‘0.82 V’’. Similar re-
sults have been reported in the literature [24–27]. Also, the non-
saturation behavior was observed (Fig. 2) as a function of bias in
the experimental reverse bias range. This behavior may be ex-
plained in terms of the spatial inhomogeneity of Schottky barrier
height (SBH) [28,29], and the image force lowering effect of SBH
[13,30].
In region I, the simple thermionic emission (TE) theory can be
used to obtain main electrical properties of the structure. Inregion II, the forward bias I–V characteristics as shown in
Fig. 2 exhibit a ‘‘hump’’. Kar and Dahlke [14] have shown that
‘‘humps’’ in the forward current–voltage characteristics of MIS
diodes originate from carrier generation-recombination at inter-
face states and subsequent tunneling through the oxide to the
metal. In region III, the forward I–V plot deviates from the
relationship given by Eq. (1). The current through the diode ap-
pears to become limited by another process. The absolute
S. Demirezen et al. /Microelectronics Reliability 51 (2011) 2153–2162 2157current values reveal that this limitation is not due to the series
resistance of the bulk silicon or the ohmic contact. The most
likely explanation is that, above ‘‘0.82 V’’, the current is deter-
mined by transport across the interfacial oxide layer. Possible
conduction processes include quantum mechanical tunneling
and Poole–Frenkel conduction via impurity states. Also in this
region the injection of charge carriers takes place and causes
an increase in the current.-5 -4 -3 -2
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Fig. 7. Rs–V characteristics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN het3.2. The frequency dependent forward and reverse bias C–V and G/x–
V characteristics
The forward and reverse bias C–V and G/x–V measurements
were performed at room temperature in the frequency range of
2 kHz–2 MHz by using HP 4192A LF impedance analyzer and are
given in Figs. 5 and 6, respectively. As shown in Fig. 5, C–V curves
vary from the weak inversion region to strong accumulation region-1 0 1 2
2 kHz
3 kHz
5 kHz
7 kHz
10 kHz
20kHz
30 kHz
50 kHz
70 kHz2 kHz
V (V)
erostructure (a) at low frequencies (b) at high frequencies.
2158 S. Demirezen et al. /Microelectronics Reliability 51 (2011) 2153–2162for each frequency. The high values of C and G/x at low frequencies
are due to the excess capacitance which is resulting from the inter-
face states localized at M/S interface. If the C–V measurements are
carried out at sufﬁciently low frequencies (such that the carrier
lifetime (s) of charge at trap is much lower than the reverse of
angular frequency (1/2f), the NSS will easily follow an ac signal
and yield an excess capacitance and conductance to their measure-
ment values [16,17].
However, at higher frequencies, the NSS cannot follow the ac sig-
nal and in this case, the contribution of interface states capacitance
(Css) and conductance (Gss/x) to the total measured capacitance
(Cm) and conductance (Gm/x) negligibly small [16,17,31,32]. At
high frequencies, the Rs become signiﬁcant because of the low
impedance of the device. In addition, the C–V characteristics of
the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure shows two
peaks. The ﬁrst peak located at low forward bias (in depletion re-
gion) due to Nss contribution shifts towards the low bias voltages
with the increasing frequency. However, the second peak shown
at high bias region disappears (due to the inﬂuence of the Rs) when
the frequency decreases [33].f 
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Fig. 8. The frequency dependence of: (a) the C(VG)-f and (b) G/x(VG)-f characteristThere are several methods in literature for determining Rs val-
ues [17,34,35]. We have applied the admittance method developed
by Nicollian and Brews [17]. This method provides the determina-
tion of Rs in both reverse and forward bias regions. According to
this method, the real value of Rs for MIS or MOS structures can
be subtracted from the measured Cm and Gm values at sufﬁciently
high frequencies (fP 500 kHz) and in strong accumulation regions
as following [17]
Rs ¼ Gm
G2m þ ðxCmÞ2
ð3Þ
where, x (=2pf) is the angular frequency. The voltage dependent Rs
values were calculated according to Eq. (3) and shown in Fig. 7a and
b for low and high frequencies, respectively. These very signiﬁcant
values demanded that special attention should be given to effects of
the Rs in the application of the admittance-based measurement
methods (C–V and G/x–V). As seen in Fig. 7a and b, the Rs–V plots
give a peak especially at low frequencies between about (2)–
(1) V depending on frequency such that the peak disappears at
high frequencies.(Hz)
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ics of the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure at room temperature.
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Al0.22Ga0.78N/AlN/GaN heterostructures, the high frequencies mea-
sured capacitance (Cm) and conductance (Gm/x) as measured un-
der forward and reverse bias voltages were corrected for the
effect of Rs [17]. It can be seen from Fig. 7, the Rs values are depen-
dent on both frequency and applied bias voltage and they change
from region to region due to special distribution of interface states
at M/S interface. Also, at low frequencies, the carrier lifetime (s) in
these traps is much lower than the reverse of angular frequency
(1/2pf), hence they can easily follow an ac signal and yield an ex-
cess capacitance and conductance to their measurement values
[16,17].
In order to clarify the observed behavior of measured Cm and
Gm/x in Figs. 5 and 6, we obtained the Cm and Gm/x values of
(Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure as a function of fre-
quency for ﬁve gate voltages and are given in Fig. 8a and b,
respectively. As can be seen in these ﬁgures, both the Cm and
Gm/x values almost decrease with the increasing frequency in
the frequency range of 2 kHz–2 MHz. This behavior can be attrib-
uted to the existence of a continuous distribution of Nss in the M/S
interface, which leads to a progressive decrease in the response of
the Nss to the applied ac voltage [36–38]. On the other hand, it is
well known that at low frequencies the charges at interface states
can easily follow an external ac signal and yield excess capaci-
tance and conductance especially in the depletion and weak
inversion regions. As can be seen in Fig. 8a, ‘‘1.6’’, ‘‘1.8’’, and
‘‘2.0 V’’ values corresponding to depletion region. On the other
hand, ‘‘2.2 V’’ and ‘‘2.4 V’’ corresponds to inversion region. Also,
while the interface states are especially effective in depletion re-
gion but series resistance is effective only at accumulation region.
The other explanation of such behavior can be attributed to the
particular distribution of interface states located at M/S interface
with energy states in the semiconductor forbidden band gap. In
addition, the higher value of C and G/x at low frequency are
due to the excess capacitance (Cex) and conductance (Gex/x)0,0E+00
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Fig. 9. The frequency dependence of Gss characteristics obtained from the experimental
AlN/GaN heterostructure at room temperature.resulting from the Nss in equilibrium with the semiconductor that
can follow the ac signal. As a result, in the depletion region the Nss
are responsible for the observed frequency dispersion in C (VG)
and G/x(VG) plots.
The conductance of interface states Gss as a function of fre-
quency of the applied signal proposed by Nicollian and Brews is gi-
ven by [17]
GSS ¼ C
2
oxG
ðCox  CÞ2 þ ðG=xÞ2
ð4Þ
where C and G/x are the experimental capacitance and conduc-
tance of the heterostructure, respectively. As explained in Refs.
[16,17,38–41], the conductance method yields more accurate
and reliable results. Fig. 9 depicts the Gss vs. log (f) plot for ﬁve
gate voltages which show a maximum with the increasing bias,
and the amplitude of the peak (Gss)max decreases with the fre-
quency (xp) at which the occurred maxima moves towards lower
value. This behavior can be explained by using the interface trap
model. As indicated before, there exists an almost continuous dis-
tribution of Nss energy levels. At a given bias, the Fermi energy
level (EF) ﬁxes the occupancy of these trap levels and a particular
electron density will exist at M/S interface which determines the
capture rate of the related trap levels. Capture and emission oc-
curs primarily by traps located within a few kT/q above and be-
low the EF. If the frequency is slightly different from the
capture rate, losses are reduced because trap levels either do
not respond or the response occurs at a different frequency.
Therefore, the loss peak is a function of frequency. Furthermore,
the peak value depends on capture rate, i.e., on the interface trap
level occupancy, which is determined by the applied gate bias
voltage [42,43].
The energy position in the band gap of semiconductor can be
calculated as
EC  ESS ¼ qðUS UFÞ ð5Þ(f) (Hz)
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Fig. 10. The surface potential vs. V plot of the (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructure at room temperature.
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The surface potential (Us) as a function of bias is found from the
numerical integration of the lowest measureable frequency C–V
curve according to
US ¼
Z Vi
Va
½1 CLF=CoxdVG þU ð6Þ
where Va is the bias voltage in strong accumulation when the capac-
itance is equal to the oxide capacitance Cox and the integration con-
stant U⁄ was found by extrapolation of the C2sc US curve in the
depletion region (0.13 eV) to C2sc ¼ 0 [17,44]. The surface potential
vs. applied voltage is shown in Fig. 10. The energy position is calcu-lated by the Eq. (5). From the slope of the C2 vs. V plot in the inver-
sion region at 2 MHz, the doping density ND of the substrate is
determined to be 2.48  1014 cm3. As can be seen in Fig. 9 for each
gate bias the Gss–ln(f) plot shows a peak, and due to the Nss contri-
bution the peak position shifts from low frequency to high as the
bias changes from depletion toward the accumulation region as
predict by the theory. Each plot goes through a maxima at
xs = 1.98 with values of (Gss)max = 0.402 qA Nss. The ordinates and
frequencies of the maxima yield density of the Nss and their time
constant ‘‘s’’, respectively. The values of the interface states and
their relaxation time are shown in Fig. 11. It is observed that both
interface state density Nss and their time constant s show decrease
1.E+03 1.E+04 1.E+05 1.E+06 1.E+07
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Fig. 12. Frequency dependence of ac electric conductivity (rac) for various applied voltage of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructures at room temperature.
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As can be seen in Fig. 11, the values of Nss rise exponentially with
bias (or Ess) without any peak and minimum. On the other hand,
Aydın et al. [40] found that density distribution proﬁle of Nss has
U shape behavior. Similar results have been also reported in litera-
ture [45,46]. Such behavior of Nss can be attributed to interface state
continuum and not with single level states or bands of interfacial
states as suggested by Kar and Dahlke [14]. The other explanation
of such behavior may be the particular distribution of interface
states where the charges located at the semiconductor/interfacial
layer interface with energy states in the semiconductor forbidden
band gap. In other word, the energy density distribution of Nss pro-
ﬁle depends on many factors such as frequency, the magnitude of
external ac signal, applied dc voltage, the interfacial layer deposited
or native, the fabrication process, the life time of charges at inter-
face states and the homogeneity of interfacial layer. Therefore, the
energy density distribution proﬁle of Nss may show changes from
one sample to another.
The behavior of ac electrical conductivity (rac) of the (Ni/Au)/
Al0.22Ga0.78N/AlN/GaN heterostructure at various voltages is pre-
sented in Fig. 12. It is noticed that the electrical conductivity gen-
erally increases with the increasing frequency. At low frequency, it
is independent of frequency for each voltage. This behavior can be
attributed to a gradual decrease in series resistance with increasing
frequency [47].
4. Conclusions
The effects of Nss and Rs on the non-ideal electrical characteris-
tics of (Ni/Au)/Al0.22Ga0.78N/AlN/GaN heterostructures have been
investigated by using I–V, C–V and G/x–V measurements at room
temperature. The presence of high values of Rs leads to the down-
ward concave curvature in the forward bias I–V and a peak in C–V
characteristics at sufﬁciently high bias voltage. Experimental val-
ues of C and G/x show large frequency and bias voltage dispersion
due to the presence of Nss at MS interface and Rs. It is clear that the
three regimes of accumulation, depletion and inversion are clearly
shown for each C–V curve. Also, C–V curves have two distinctive
peaks which are known to be related with depletion region (ﬁrst
peak) due to Nss contribution and accumulation region (secondpeak) due to the inﬂuence of Rs. The magnitude of these peaks
was found to depend strongly on the values of Rs, Nss and the exter-
nal ac signal superimposed on the dc bias. The ac electrical conduc-
tivity (rac) values for various bias voltages are almost independent
of frequency up to 100 kHz, and after this frequency level they it
increase with the increasing frequency. In addition, the high-fre-
quency capacitance (Cm) and conductance (Gm/x) values measured
under forward and reverse bias were corrected to minimize the ef-
fect of series resistance. The results indicate that the interfacial
polarization can occur more easily especially at low frequencies.
Experimental results conﬁrmed that the Nss and Rs are important
parameters which inﬂuence the electrical characteristics of (Ni/
Au)/Al0.22Ga0.78N/AlN/GaN heterostructures. Therefore, especially
the measured C and G/x must be corrected to eliminate the effect
of Rs.
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